summaryrefslogtreecommitdiff
path: root/phase_lock_v1.0/phase_lock.dru
diff options
context:
space:
mode:
authorEugeniy Mikhailov <evgmik@gmail.com>2014-06-12 13:31:04 -0400
committerEugeniy Mikhailov <evgmik@gmail.com>2014-06-12 13:31:04 -0400
commit40f68c49dbca75b81edbeebce048c93e169d9fe3 (patch)
tree75fdb81f074ceb0053c6ac70eff884714754880c /phase_lock_v1.0/phase_lock.dru
parent47d051c4f61cc41a2be23aee4133e20ec8315e11 (diff)
downloadeagle-40f68c49dbca75b81edbeebce048c93e169d9fe3.tar.gz
eagle-40f68c49dbca75b81edbeebce048c93e169d9fe3.zip
added dru and ctl files
Diffstat (limited to 'phase_lock_v1.0/phase_lock.dru')
-rw-r--r--phase_lock_v1.0/phase_lock.dru74
1 files changed, 74 insertions, 0 deletions
diff --git a/phase_lock_v1.0/phase_lock.dru b/phase_lock_v1.0/phase_lock.dru
new file mode 100644
index 0000000..d1fa0bc
--- /dev/null
+++ b/phase_lock_v1.0/phase_lock.dru
@@ -0,0 +1,74 @@
+description[C] = <b>EAGLE Design Rules</b>\n<p>\nModified defaullt to make it suitable for fine pitch components
+description[de] = <b>EAGLE Design Rules</b>\n<p>\nDie Standard-Design-Rules sind so gewählt, dass sie für \ndie meisten Anwendungen passen. Sollte ihre Platine \nbesondere Anforderungen haben, treffen Sie die erforderlichen\nEinstellungen hier und speichern die Design Rules unter \neinem neuen Namen ab.
+description[en] = <b>EAGLE Design Rules</b>\n<p>\nThe default Design Rules have been set to cover\na wide range of applications. Your particular design\nmay have different requirements, so please make the\nnecessary adjustments and save your customized\ndesign rules under a new name.
+layerSetup = (1*16)
+mtCopper = 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm 0.035mm
+mtIsolate = 1.5mm 0.15mm 0.2mm 0.15mm 0.2mm 0.15mm 0.2mm 0.15mm 0.2mm 0.15mm 0.2mm 0.15mm 0.2mm 0.15mm 0.2mm
+mdWireWire = 0.2mm
+mdWirePad = 0.2mm
+mdWireVia = 25mil
+mdPadPad = 0.2mm
+mdPadVia = 25mil
+mdViaVia = 25mil
+mdSmdPad = 0.0051mm
+mdSmdVia = 8mil
+mdSmdSmd = 0.0051mm
+mdViaViaSameLayer = 8mil
+mnLayersViaInSmd = 2
+mdCopperDimension = 0mil
+mdDrill = 50mil
+mdSmdStop = 0mil
+msWidth = 0.25mm
+msDrill = 24mil
+msMicroVia = 9.99mm
+msBlindViaRatio = 0.500000
+rvPadTop = 0.250000
+rvPadInner = 0.250000
+rvPadBottom = 0.250000
+rvViaOuter = 0.250000
+rvViaInner = 0.250000
+rvMicroViaOuter = 0.250000
+rvMicroViaInner = 0.250000
+rlMinPadTop = 10mil
+rlMaxPadTop = 20mil
+rlMinPadInner = 10mil
+rlMaxPadInner = 20mil
+rlMinPadBottom = 10mil
+rlMaxPadBottom = 20mil
+rlMinViaOuter = 8mil
+rlMaxViaOuter = 20mil
+rlMinViaInner = 8mil
+rlMaxViaInner = 20mil
+rlMinMicroViaOuter = 4mil
+rlMaxMicroViaOuter = 20mil
+rlMinMicroViaInner = 4mil
+rlMaxMicroViaInner = 20mil
+psTop = -1
+psBottom = -1
+psFirst = -1
+psElongationLong = 100
+psElongationOffset = 100
+mvStopFrame = 1.000000
+mvCreamFrame = 0.000000
+mlMinStopFrame = 4mil
+mlMaxStopFrame = 4mil
+mlMinCreamFrame = 0mil
+mlMaxCreamFrame = 0mil
+mlViaStopLimit = 0mil
+srRoundness = 0.000000
+srMinRoundness = 0mil
+srMaxRoundness = 0mil
+slThermalGap = 0.500000
+slMinThermalGap = 20mil
+slMaxThermalGap = 100mil
+slAnnulusIsolate = 20mil
+slThermalIsolate = 10mil
+slAnnulusRestring = 0
+slThermalRestring = 1
+slThermalsForVias = 0
+checkGrid = 0
+checkAngle = 0
+checkFont = 1
+checkRestrict = 1
+useDiameter = 13
+maxErrors = 50